jc760 U.S. PTO 01-18-00
01/14/00

A

THE ASSISTANT COMMISSIONER OF PATENTS
Washington, D.C. 20231

DOCKET NUMBER: **1918JB**
January 14, 2000

jc584 U.S. PTO
09/483756
01/14/00

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor(s): **Wei Tian, and Harley Staber**

For: **A Frequency Sensitive Inductance Device in POTS Splitter Design**

Enclosed are:

X Patent Specification and Declaration

X 2 sheets of drawing(s).

X An assignment of the invention to Siecor Corporation (includes Recordation Form Cover Sheet).

__ A certified copy of a __ application.

__ Information Disclosure Statement, PTO 1449 and copies of references.

The filing fee has been calculated as shown below:

For	Number Filed	Number Extra	Rate	Fee
Basic Fee				$690.00
Total Claims	17	- 20	x 18 =	$ .00
Indep. Claims	3	- 3	x 78 =	$ .00
MULTIPLE DEPENDENT CLAIM PRESENTED			x 260 =	$
			TOTAL	$690.00

__ Enclosed please find a check in the amount of $.00.

X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Felsman, Bradley, Vaden, Gunter and Dillon, LLP Deposit Account 06-0580. A duplicate copy of this sheet is enclosed.

X Any additional filing fees required under 37 CFR §1.16.

X Any patent application processing fees under 37 CFR §1.17.

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 CFR § 1.10

"Express Mail" mailing label number: EL497382629US

Date of Mailing: January 14, 2000

I hereby certify that the documents indicated above are being deposited with the United States Postal Service under 37 CFR 1.10 on the date indicated above and are addressed to Box Patent Applications, Assistant Commissioner for Patents, Washington, D C. 20231 and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.

Jackie Pipla — Jackie Pipla
(name of person mailing paper) SIGNATURE of person mailing paper or fee

Respectfully submitted,

By _____

Matthew S. Anderson
Registration No. *39,093* for
FELSMAN, BRADLEY, VADEN,
GUNTER & DILLON, LLP
201 Main Street, Suite 1600
Fort Worth, Texas 76102
Telephone (817) 332-8143

A FREQUENCY SENSITIVE INDUCTANCE DEVICE IN POTS SPLITTER DESIGN

Background

The present invention generally relates to improved telecommunications systems and in particular to an improved digital/POTS telecommunications system. Still more particularly, the present invention relates to an improved digital/POTS splitter design.

The basic functions and requirements for POTS Splitter are well defined in TIE1.4/98-007R5, Annex E, which is hereby incorporated by reference. The POTS splitter is used to split "Plain Old Telephone System" (POTS) voiceband signals from Asymmetric Digital Subscriber Line (ADSL) signals traveling over the same telephone line.

In conventional systems, the POTS splitter is designed as a LC low-pass filter. With regard to ADSL signals, a low-pass filter provides protection from the high-frequency transients and impedance effects that occur during POTS operation, *e.g.*, ringing transients, ring trip transients, and off-hook transients and impedance changes. With regard to POTS voice band service, the low-pass filter provides protection from ADSL signals which may impact through non-linear or other effects remote devices, *e.g.*, handset, fax, voice band modem, etc., and central office operation.

TIE1.4/98-007R5, Annex E specifies acceptable ranges for insertion loss in the voice band, return loss in the voice band, and attenuation distortion in the ADSL band, among other requirements. These requirements make the common POTS splitter design, which incorporates a differential pair of conventional LC low-pass filter circuits, less than ideal for this purpose. Because the inductor used in a conventional LC low-pass filter circuit is frequency independent in the voice range, it is very hard to meet each of the

requirements above at same time. It would therefore be desirable to provide an improved low-pass filter circuit for a POTS splitter which optimizes the TIE1.4 requirements.

Summary of the Invention

The POTS splitter design of the preferred embodiment incorporates a low-pass filter which improves the voice-band return loss characteristics without sacrificing performance with regard to the voice-band insertion loss or the ADSL-band attenuation distortion. This is accomplished by replacing the inductor of the conventional POTS splitter low-pass circuit with a parallel-connected inductor and resistor.

Brief Description of the Drawings

Figure 1 depicts a basic RL inductor circuit in accordance with a preferred embodiment of the present invention;

Figure 2 depicts a differential-mode RL inductor pair in accordance with a preferred embodiment of the present invention;

Figure 3 depicts a central-office POTS splitter employing a low-pass filter circuit in accordance with a preferred embodiment of the present invention; and

Figure 4 is depicts a remote-end POTS splitter employing a low-pass filter circuit in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference now to the figures, and in particular with reference to Figure 1, there is provided an improved low-pass filter circuit for a POTS splitter, which uses a parallel-connected resistor **R** and inductor **L**.

This invention is used to get lower inductive impedance at high frequency (3KHz-4KHz), so a better return loss is obtained without interfering with other performance characteristics.

Figure 1 shows the basic structure of this invention. The total impedance of this device is (Equation 1):

$$z(w)=\frac{jwRL}{R+jwL}=\frac{jwR^2L+w^2L^2R}{R^2+(wl)^2}=R\frac{1}{1+(wl)^2}+jwL\frac{1}{1+\left(\frac{wL}{R}\right)^2}$$

The imaginary part if the impedance is (Equation 2):

$$\mathrm{Im}\left(Z_{(m)}\right)=wl\frac{1}{1+\left(\frac{wL}{R}\right)^2}$$

As the frequency goes high, $\left(\frac{wL}{R}\right)^2$ goes high, and the inductance of this device, $L\frac{1}{1+\left(\frac{wl}{R}\right)^2}$, goes low due to the addition of the resistor.

Figure 2 shows a POTS splitter device, in accordance with the preferred embodiment, which incorporates a low-pass filter with the improved inductor circuit described above. In the POTS splitter, transformers are used as differential mode inductors. In Figure 2, the transformer **TX1** is shown with each inductive coil connected in parallel with a respective resistor **R1** and **R2**. The impedance of each side of transformer **TX1** is described by Equations 1 and 2, above; the transformation from Figure 1 to Figure 2 is:

$$R1=R2=R/2$$

$$L1=L2=L/4$$

where **L1** and **L2** are the inductance of each transformer winding. Of course, this is merely exemplary; according to different requirements for the central office and remote end POTS splitters, the value of **R** and **L** may change in different designs.

Figures 3 and 4, respectively, show POTS splitter designs, using frequency-sensitive inductance devices in accordance with the preferred embodiment, of a central office POTS splitter and a remote end POTS splitter. In these figures, the frequency sensitive device consists of **L3**, **R2**, and **R3**. The low-pass filter is therefore comprised of **L3**, **R2**, **R3**, and **C3** in Figure 3, and **L3**, **R2**, **R3**, and **C2** in Figure 4. Other parts of the circuit will be understood by those of skill in the art as a conventional POTS splitter circuit.

For purposes of this discussion, the conventional circuit comprised by **L1** and **C2** in Figure 3, and by **L1** and **C1** in Figure 4, will be referred to as "stage 1" of each of these figures. Similarly, the conventional circuit comprised by **L2**, **C5**, **C6**, and **C3** in Figure 3, and by **L2**, **C5**, **C6**, and **C2** in Figure 4, will be referred to as "stage 2" of each of these figures. Finally, "stage 3" will reference the frequency-sensitive circuit of the preferred embodiment, which comprises **L3**, **R2**, **R3**, and **C4** in Figure 3, and by **L3**,

R2, **R3**, and **C3** in Figure 4.

It will then been clear that, in Figures 3 and 4, nodes **A** and **B** form the inputs to stage 1, and nodes **C** and **D** are both the outputs of stage 1 and the inputs of stage 2. Nodes **E** and **F** are both the outputs of stage 2 and the inputs of stage 3, and nodes **G** and **H** are the outputs of stage 3.

In normal operation, a combined voice-band and ADSL signal is received by the splitter circuits at inputs **L1T** and **L1R** of Figure 3, and inputs **LT** and **LR** of Figure 4. The ADSL signal is output at outputs **D1T** and **D1R** of Figure 3, and outputs **DT** and **DR** of Figure 4. The ADSL signal is filtered from the voiceband signal, and the voiceband signal is output at outputs **V1T** and **V1R** of Figure 3, and outputs **VT** and **VR** of Figure 4.

According to the preferred embodiment, the values of the components of **Figure 3** are as follows:

L1	20 mH (±8%)
L2, L3	12 mH (±8%)
C11, C12	120 nF 400V (±10%)
C2	10 nF 400V (±5%)
C3	10 nF 400V (±5%)
C4	47 nF 400V (±5%)
C5, C6	4.7 nF 400V (±5%)
R2, R3	200

Also according to the preferred embodiment, the values of the components of **Figure 4** are as follows:

L1	20 mH (±8%)
L2, L3	12 mH (±8%)
C1	33 nF 400V (±5%)
C2	22 nF 400V (±5%)
C3	47 nF 400V (±5%)
C4	0.47 nF 400V (±5%)
C5, C6	4.7 nF 400V (±5%)
R1	33.1K 1% .25W
R2, R3	100 10% .25W

Of course, while the component values of the preferred embodiment are shown above, those of skill in the art will recognize that these values can be varied according to specific system requirements. In particular, in Figure 3 and Figure 4, the preferred frequency sensitive device that consists of **L3**, **R2**, and **R3**, from stage 3, can be used to replace other conventional transformer/filter circuits, *e.g.*, the **C5**, **C6**, **L2** circuit of stage 2. This means that a frequency-sensitive circuit as in stage 3 may also appear as the first or second stage.

Further, the position of the frequency-sensitive inductive device within the POTS splitter will vary the overall performance characteristics of the splitter. For example, in Figure 4 above, the stage 3 circuit can be switched with the stage 2 circuit, so that their order is reversed, according to the requirements of the system in which the system is to be installed.

The preferred embodiment, by incorporating this frequency-sensitive inductive device, will simultaneously minimize the magnitude of ripple in the high frequency band

(3K-4KHz) and maximize the return loss at high frequency band (3K-4KHz), without negatively affecting, to any substantial degree, the attenuation distortion of the ADSL band.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

CLAIMS:

What is claimed is:

1. A frequency-sensitive electrical circuit, comprising:

First and second inputs;

at least one transformer circuit having a first winding connected to the first input and a second winding connected to the second input;

a first load connected in parallel to the first winding;

a second load connected in parallel to the second winding;

first and second outputs connected to the first and second windings, respectively; and

a capacitor connected between the first and second outputs.

2. The circuit of claim 1, wherein a signal carrying both voice and data information is received at the first and second inputs.

3. The circuit of claim 1, wherein the circuit filters a lower-frequency portion of a signal received at the first and second inputs.

4. The circuit of claim 1, wherein the circuit reduces the distortion of a signal received at the first and second inputs and delivered at the first and second outputs.

5. The circuit of claim 1, further comprising a third output, connected via a second capacitor to the first input, and a fourth output, connected via a third capacitor to the second input.

6. A frequency-sensitive electrical circuit, comprising:

a first stage having first and second inputs and first and second outputs, the first stage comprising

a parallel-connected first inductor and first resistor, connected between the first input and first output,

a parallel-connected second inductor and second resistor, connected between the second input and second output, the first and second inductors being inductively coupled, and

a capacitor connected between the first and second outputs.

7. The circuit of claim 6, further comprising:

a second stage having first and second inputs and first and second outputs, the first stage comprising

a parallel-connected first inductor and first capacitor, connected between the first input and first output,

a parallel-connected second inductor and second capacitor, connected between the second input and second output, the first and second inductors being inductively coupled, and

a third capacitor connected between the first and second outputs,

wherein the first and second outputs of the second stage are operatively connected to the first and second inputs of the first stage, respectively.

8. The circuit of claim 6, further comprising:

a third stage having first and second inputs and first and second outputs, the first stage comprising

a first inductor connected between the first input and first output,

a second inductor connected between the second input and second output, the first and second inductors being inductively coupled, and

a capacitor connected between the first and second outputs,

wherein the first and second outputs of the third stage are operatively connected to the first and second inputs of the first stage, respectively.

9. The circuit of claim 6, wherein a signal carrying both voice and data information is received at the first and second inputs.

10. The circuit of claim 6, wherein the circuit filters a lower-frequency portion of a signal received at the first and second inputs.

11. The circuit of claim 6, wherein the circuit reduces the distortion of a signal received at the first and second inputs and delivered at the first and second outputs.

12. The circuit of claim 6, further comprising a third output, connected via a second capacitor to the first input, and a fourth output, connected via a third capacitor to the second input.

13. A telecommunications signal splitter, comprising:

First and second signal inputs;

at least one transformer circuit having a first winding connected to the first signal input and a second winding connected to the second signal input;

a first load connected in parallel to the first winding;

a second load connected in parallel to the second winding;

first and second outputs connected to the first and second windings, respectively; and

a capacitor connected between the first and second outputs.

14. The circuit of claim 13, wherein a signal carrying both voice and data information is received at the first and second inputs.

15. The circuit of claim 13, wherein the circuit filters a lower-frequency portion of a signal received at the first and second inputs.

16. The circuit of claim 13, wherein the circuit reduces the distortion of a signal received at the first and second inputs and delivered at the first and second outputs.

17. The circuit of claim 13, further comprising a third output, connected via a second capacitor to the first input, and a fourth output, connected via a third capacitor to the second input.

A FREQUENCY SENSITIVE INDUCTANCE DEVICE IN POTS SPLITTER DESIGN

ABSTRACT OF THE DISCLOSURE

POTS splitter design which incorporates a low-pass filter which improves the voice-band return loss characteristics without sacrificing performance with regard to the voice-band insertion loss or the ADSL-band attenuation distortion. This is accomplished by replacing the inductor of the conventional POTS splitter low-pass circuit with a parallel-connected inductor and resistor.



FIGURE 1



FIGURE 2.



FIGURE 3



FIGURE 4.

DECLARATION AND POWER OF ATTORNEY

As below named inventors we hereby declare that: Our residence, post office address and citizenship is as stated below next to our names.

We believe we are the original, first, and joint inventors of the subject matter which is claimed and for which a patent is sought on the invention, entitled:

A FREQUENCY SENSITIVE INDUCTANCE DEVICE IN POTS SPLITTER DESIGN

of which:

Check One

☒ is attached hereto.

☐ was filed on _____, (if applicable)

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims as amended by any amendment referred to above.

We acknowledge the duty to disclose information which is material to the examination of this application in accordance with *Title 37, Code of Federal Regulations*, Section 1.56(a).

We hereby claim foreign priority benefits under *Title 35, United States Code, 119* of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Applications: None

N/A	N/A	N/A	☐ Yes ☐ No
Number	Country	Day/Month/Year Filed	Priority Claimed
N/A	N/A	N/A	☐ Yes ☐ No
Number	Country	Day/Month/Year Filed	Priority Claimed

We hereby claim the benefit under *Title 35, United States Code*, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of *Title 35, United States Code*, Section 112, we acknowledge the duty to disclose material information as defined by *Title 37, Code of Federal Regulations*, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

Application Serial No.	*Filing Date*	*Status: Patented/Pending/Abandoned*

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of *Title 18 of the United States Code* and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY

As named inventors, we hereby appoint Timothy J. Aberle (Registration Number 36,383), Michael L. Leetzow (Registration Number 35,932) and K. McNeill Taylor, Jr. (Registration Number 30,379) our attorneys with full powers (including the powers of appointment, substitution, and revocation) to prosecute this application and any division, continuation, continuation-in-part, reexamination, or reissue thereof, and to transact all business in the Patent and Trademark Office connected therewith; the mailing addresses and the telephone number of the above-mentioned attorney is:

Michael L. Leetzow
P. O. Box 489
Hickory, N. C., 28603-0489
(828) 327-5319

Signatures, Full Names, Addresses, and Citizenship of Inventors:

Wei Tian
3317 Langston Drive
Plano, TX 75025
Citizenship: China
Date: 01/13/2000

Harley J. Staber
751 Blue Jay Lane
Coppell, TX 75019
Citizenship: USA
Date: 01/13/2000